Click here for EDACafe
Search:  
Click here for IBSystems
  Home | EDA Weekly | Companies | Downloads | e-Catalog | IP | Audio | Forums | News | Resources |
  Check Email | Submit Material | Universities | Books | Events | Advertise | PCBCafe| Subscription | techjobscafe |  ItZnewz  |  RSS  |
SiSoft - Quantum-SI™
www.mentor.com/dft
www.mentor.com/dsm
 EDACafe EDA Portal, EDA News, EDA Jobs, EDA Presentations, EDA Newsgroups, Electronic Design Automation.
Review the article and give us your feedbackeMail Article to a friend Printer Friendly version of the Article

Cadence Encounter Global Synthesis Supported by STMicroelectronics for Its ASIC Customers



Rate This Article
Excellent
Good
Average
Bad
Poor
SAN JOSE, CA -- (MARKET WIRE) -- Apr 25, 2006 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that STMicroelectronics (ST) will provide support for Cadence® Encounter® RTL Compiler synthesis in its application-specific integrated-circuit (ASIC) design methodology and flow on 90- and 65-nanometer processes for its internal and external ASIC customers.

"We have adopted Encounter RTL Compiler synthesis for production use on our STB71xx product family of set top box designs," said Thierry Bauchon, R&D director of the Home Entertainment Group at STMicroelectronics. "Encounter RTL Compiler clearly showed us significant benefits in reducing chip area, a key differentiator for us in the competitive domain of consumer electronics designs."

"After having used the Encounter digital IC design platform on several design tapeouts in our design centers in Europe, the United States and India, we have decided to support RTL Compiler for our ASIC customers using this technology," said Philippe Magarshack, group vice president and general manager of Central CAD & Design Solutions at STMicroelectronics.

Cadence Encounter RTL Compiler global synthesis has proven through tapeouts to deliver improved performance, smaller die sizes, lower power consumption, and faster design closure through place and route. Cadence defines this metric as quality of silicon (QoS). This ability to produce smaller, faster and cooler chips in less time has increased customer competitiveness and reduced overall costs.

"We are very pleased that ST, one of the world's largest semiconductor companies, has chosen to adopt Cadence's global synthesis," said Chi-Ping Hsu, corporate vice president at Cadence. "An increasing number of customers worldwide, such as ST and its ASIC customers, are selecting Encounter RTL Compiler to create complex, low power chips in less time."

Encounter RTL Compiler synthesis has been used in production by more than 150 customers worldwide for competitive markets in consumer, communications, computer, networking, graphics, and system-on-chip (SoC) designs.

About Cadence

Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, printed-circuit boards and systems used in consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2005 revenues of approximately $1.3 billion, and has approximately 5,000 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.

For more information, please contact:

Judy Erkanat
Cadence Design Systems, Inc.
408-894-2302
Email Contact





Review ArticleBe the first to review this article
www.mentor.com/dsm
Synopsys - VCS® NTB
Trade up to fast prints, free time, and easy money with HP.


Click here for Internet Business Systems Copyright 1994 - 2006, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  TechJobsCafe  GISCafe  MCADCafe  NanoTechCafe  PCBCafe  
  Privacy Policy